верификация (formal verification)

In the context of hardware and software systems, formal verification is the act of proving or disproving the correctness of intended algorithms underlying a system with respect to a certain formal specification or property, using formal methods of mathematics.

Исследователи, объединенные данной темой:

Анатоль Слисенко
Anatol Slissenko